STA Engineer

ACL Digital

We are looking for a skilled and motivated.The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance, power, and area (PPA) optimization and signoff closure.Constraint creation and maintenance exposure.DFT modes in STA timing c

Last checked on May 26, 2026. We may earn a commission when you click through.

Advertisement

STA Engineer

ACL Digital

Updated 27 days ago
Apply now

You'll be redirected to in.talent.com

Bengaluru

You might also like

Related Articles